# **ELEC 2225: Introduction to Digital Systems**

Summer		
 Junine	$\sim$	COSTOIL

Total Class Sessions: 25 Class Sessions Per Week: 5

Total Weeks: 5

**Class Session Length (Minutes): 145** 

**Credit Hours: 4** 

Instructor: Staff Classroom: TBA

Office Hours: TBA
Language: English

### **Course Description:**

This course provides an introduction to digital systems. Major topics include: number systems, logical and binary systems, AND-OR, NAND-NOR Logic, truth tables, Boolean algebra, the Karnaugh Maps, programmable logic device, sequential logic, latches, flip flops, synchronization, synchronous machine design, synchronous counters, moore machines, mearly machines, finite state machines with programmable logic, brainless microprocessor, microprocessor controller design, CPU architecture, microprocessor systems.

### **Learning Objectives:**

Upon successfully completion of this course, students will be able to:

- •Solve problems involving digital codes, operations, and number systems
- •Describe, analyze, design, fabricate combinational and sequential, logic circuits
- •Describe, explain, execute memory operations
- •Apply computer mathematical and/or simulation tools to solve digital systems problems
- •Conduct basic laboratory experiments involving design and construction of digital circuits and systems
- •Choose the best design based on the criteria made on your own
- •Describe the operation of an elementary microprocessor and create an instruction set for it

## **Course Materials:**

Textbook:

Introduction to Logic Design, 3rd Edition, by Alan B. Marcovitz, McGraw-Hill, 2009.

\*Lab Manual will be distributed in class

# **Course Format and Requirements:**

The course format includes lecture, lab, and in-class discussion. The specific topics that will be covered in the classes are listed in the course syllabus. Students are expected to behave in a professional manner while in class. Behaviors that are distracting or that may otherwise impede the learning of other students will not be tolerated. Lectures may contain material that is not in the textbook. Such material may appear in homework and on exams. Additional information,

such as changes to the course schedule or due dates, may also be distributed in class. It is the student's responsibility to seek out any and all disseminated information in the event that he or she misses a scheduled class period. Attendance and promptness are expected. Note that only two unexcused absences will be permitted without penalty. Three or more unexplained absences will lower your final grade.

### **Course Assignments:**

#### Homework

Homework exercises should be done by the next class after they are assigned. It's important to finish all assigned homework because some of the questions on exams and quizzes will be based on homework exercises.

#### **Ouizzes**

In-class quizzes will always be at the beginning of class. These quizzes are closed book/notes, but you may use a calculator. Please make sure to show up to class on time so that you do not miss the quiz. There will be 3 quizzes in all and lowest one will be dropped.

#### Lab

Lab for this class is the in-class practice period together in common class time. Students will be given in-class assignments to work on. To receive full credit for a lab, students must complete all of the assigned problems, and finish all required submission on time.

#### **Midterm Exams**

There will be two in-class midterm exams in this course. The midterm exam will be based on concepts covered in class. It will be in-class, close-book and non-cumulative. The in-class midterm will always take the first half of the lecture time on that day.

#### **Final Exam**

The final will be cumulative and close-book. Note that the final will not be taken during the normal class times. Exact time and location for final will be announced later.

## **Course Assessment:**

Quizzes	10%
Homework	10%
Lab	15%
Midterm Exams 1	20%
Midterm Exams 2	20%
Final Exam	25%
Total	100%

# **Grading Scale (percentage):**

A+	A	<b>A-</b>	B+	В	B-	C+	C	C-	D+	D	D-	F
98-	93-	90-	88-	83-	80-	78-	73-	70-	68-	63-	60-	<60
100	97	92	89	87	82	<b>79</b>	77	72	69	67	62	



## **Academic Integrity:**

Students are encouraged to study together, and to discuss lecture topics with one another, but all other work should be completed independently.

Students are expected to adhere to the standards of academic honesty and integrity that are described in the Chengdu University of Technology's *Academic Conduct Code*. Any work suspected of violating the standards of the *Academic Conduct Code* will be reported to the Dean's Office. Penalties for violating the *Academic Conduct Code* may include dismissal from the program. All students have an individual responsibility to know and understand the provisions of the *Academic Conduct Code*.

# **Special Needs or Assistance:**

Please contact the Administrative Office immediately if you have a learning disability, a medical issue, or any other type of problem that prevents professors from seeing you have learned the course material. Our goal is to help you learn, not to penalize you for issues which mask your learning.

### **Course Schedule:**

Week	Topics	Assignments
	Introduction to the course and assignments	• Quiz 1
	Logic design and the laboratory	
	Number systems	
	Hexadecimal	
	Binary addition	
1	• Signed numbers	
	Binary subtraction	
	Binary coded decimal	
	• Other codes	
	• The design process for combinational systems	
	Switching algebra	
	• Implementation of functions with AND, OR,	
	and NOT Gates	
	• From the truth table to algebraic	• Quiz 2
	• NAND, NOR, and Exclusive-OR Gates	Midterm exam
	Simplification of algebraic expressions	
2	A more general Boolean algebra	
	Introduction to the Karnaugh Map	
	• Minimum sum of product expressions using the Karnaugh Map	

3	<ul> <li>Product of sums</li> <li>Five- and Six- variable maps</li> <li>Iterative systems and subtractors</li> <li>Encoders and priority encoders</li> <li>Multiplexers and demultiplexers</li> <li>Three-state gates</li> </ul>	• Quiz 3
4	<ul> <li>Gate Arrays – ROMs, PLAs, and PALs</li> <li>State tables and diagrams</li> <li>Latches</li> <li>Flip flops</li> <li>Flip flop design techniques</li> <li>The design of synchronous counters</li> <li>Design of a synchronous counters</li> <li>Derivation of state tables and state diagrams</li> </ul>	Midterm exam
5	<ul> <li>Moore machines and mealy machines</li> <li>Design project introduction</li> <li>Finite state machines with programmable logic</li> <li>Brainless microprocessor</li> <li>Microprocessor controller design</li> <li>CPU architecture</li> <li>Microprocessor systems</li> </ul>	• Final exam